

## Stress-driven formation of Si nanowires

S. M. Prokes<sup>a)</sup> and Stephen Arnold

U.S. Naval Research Laboratory, 4555 Overlook Avenue, SW, Washington D.C. 20375

(Received 3 December 2004; accepted 13 April 2005; published online 3 May 2005)

We present an alternate mechanism for the growth of Si nanowires directly from a silicon substrate, without the use of a metal catalyst, silicon vapor or chemical vapor deposition (CVD) gasses. Since the silicon wires grow directly from the silicon substrate, they do not need to be manipulated or aligned for subsequent applications. Wires in the 20–50 nm diameter range with lengths over 80  $\mu\text{m}$  can be easily grown by this technique. The critical parameters in the growth of these nanowires are the surface treatment and the carrier gas used. A model is proposed involving stress-driven wire growth, which is enhanced by surface Si atom diffusion due to the presence of hydrogen gas. © 2005 American Institute of Physics. [DOI: 10.1063/1.1925756]

There is a great deal of interest in one-dimensional (1D) structures, including carbon nanotubes and semiconductor nanowires, due to their unique physical properties and potential applications.<sup>1–3</sup> A number of applications have been investigated for such 1D structures, including nanoscale devices,<sup>4,5</sup> devices on flexible substrates,<sup>6</sup> conductive plastics,<sup>7</sup> and sensor applications.<sup>8</sup> There has also been a significant effort focused on Si nanowire synthesis, especially for electronic applications, such as field effect transistors.<sup>4</sup> There are several growth mechanisms which have been reported in the literature, including the well known vapor-liquid-solid (VLS) growth,<sup>1,9–11</sup> solution-liquid-solid growth,<sup>2</sup> the solid-liquid-solid growth,<sup>12</sup> as well as other methods.<sup>13,14</sup> Among these, the most common method of Si nanowire growth is by VLS, in which a catalyst liquid metal droplet acts as a site for vapor-phase adsorption of Si atoms, and subsequent Si nanowire growth<sup>9</sup> from the liquid metal/semiconductor interface. In this case, a metal catalyst and a source of silicon vapor is required, which is generally obtained by high-temperature heating of Si or SiO powder,<sup>15</sup> by chemical vapor deposition techniques using gases such as silane,<sup>16</sup> or by laser ablation.<sup>1,17,18</sup> Successful VLS-type silicon nanowire growth at a high temperature has also been reported by the use of oxygen as a growth catalyst<sup>18</sup> and silicon vapor obtained from high-temperature decomposition of SiO powders.

In this letter, we report on a growth mechanism for silicon nanowires which does not require the presence of any silicon-based vapor, or is any metal catalyst used. In fact, a high density of silicon nanowires, as long as 85  $\mu\text{m}$ , can be produced by this method, using only a silicon substrate at moderate temperatures. Since the wires produced by this method can grow directly from the silicon substrate, use no metal catalyst, and can be produced at moderate temperatures in localized regions, they may be easily incorporated into micro electro mechanical system-type chemical sensors or other sensor designs.

Silicon substrates ([111] and [100]) were cleaned in acetone and methanol while alternate samples were also dipped in dilute hydrofluoric acid (HF). After the cleaning procedure, the substrates were placed in an alumina boat and inserted into a quartz tube inside a tube furnace. The quartz tube was evacuated to a base pressure of 25 mTorr, and the

furnace was heated to temperatures between 700 °C and 1150 °C. During the heat up cycle, the evacuated quartz tube was flushed several times with argon (Ar) gas in order to minimize the oxygen content. Once at temperature, the wire growth was initiated by the flow of a set ratio of Ar and hydrogen (H<sub>2</sub>) gases over the sample.

An example of the Si nanowires produced by this growth process is shown in Fig. 1. As can be seen, a high density of silicon wires has been produced, originating directly from the silicon substrate. The wire diameter has been measured to be in the 20 to 30 nm range.

High-resolution electron microscopy performed on the wires showed that the wires were partially crystalline, as determined from the diffraction image, which showed both amorphous diffraction rings as well as crystalline diffraction spots. The wires were also examined in scanning electron microscopy and their energy dispersive x-ray spectra were recorded. Results indicated that they consisted of silicon with a small amount of oxygen. The oxygen was most likely incorporated on the surface of the nanowires, similar to the oxide sheathing of silicon nanowires that has been previously reported in the literature.<sup>19</sup>

In order to examine the effect of initial surface conditions, two different growths were performed. One type of growth involved a sample with a native oxide layer, and one was stripped of this oxide using a dilute HF solution. Results for the oxide-stripped substrate showed no wire growth under any conditions, but the sample with the native oxide exhibited dense and long Si nanowire growth. From the




FIG. 1. Si nanowires produced using a Si(111) substrates which had a native oxide present prior to the growth. The growth was performed at 1050 °C for 1 h using a 36 sccm Ar to 4 sccm H<sub>2</sub> gas ratio.

<sup>a)</sup>Electronic mail: prokes@estd.nrl.navy.mil




FIG. 2. Si wafer annealed at 1100 °C in a vacuum, under Ar/H<sub>2</sub> gas flow. Note the extended cracks and the presence of silicon nanowires (white regions) only within these regions, while the smooth silicon areas contain no wires.

above results, it was determined that the presence of an oxide layer was critical to the nanowire growth.

A series of temperatures, ranging from 700 °C to 1200 °C, have also been investigated in order to further characterize this nanowire growth process. Results indicated neither nanowire growth at 700 °C, nor did the surface exhibit a stress crack pattern that was seen at the higher temperatures (shown in Fig. 2). The lowest temperature at which nanowire growth began was near 950 °C and interestingly, this was also the temperature where the initiation of stress cracks occurred. The highest density of silicon wires was attained in the temperature range from 1000 °C to 1100 °C. By 1100 °C, the stress crack pattern expanded significantly, and the wires nucleated only in these regions, as shown in Fig. 2. Above 1100 °C, no wire growth was seen, the stress cracks disappeared, and oxidation of the substrate became much more pronounced. Similar wire growth could also be achieved under resistive heating of the substrate, where only localized heating occurred. This result suggests that the wires can also be grown directly onto an existing device without subjecting the whole structure to heating effects.

If the growth was performed under optimal conditions but without any carrier gas or with Ar gas only, no wire growth was noted. This result clearly rules out the possibility that the growth was occurring by Si evaporation from the substrate, but more importantly, it also established the role of hydrogen gas in this growth process. In fact, the addition of only a small amount of H<sub>2</sub> gas resulted in Si nanowire growth, and a higher H<sub>2</sub> to Ar ratio led to a denser growth of nanowires; an increase of annealing time at the same H<sub>2</sub>/Ar ratio led to a significant increase of the nanowire length. For example, a 1 h growth using Si(111), under a 36 sccm Ar/4 sccm H<sub>2</sub>, resulted in an average nanowire length of 40 μm, while under the same conditions, a 2 h growth resulted in nanowires which were in excess of 90 μm. In the case of Si(100), the nanowire lengths were about one-half of those seen in Si(111). Interestingly, the density of stress cracks was also lower for the Si(100) surface.

Since no source of Si vapor exists and the temperature is not high enough for evaporation of the silicon substrate,<sup>20</sup> our growth process is significantly different from the VLS (Ref. 9) process or the oxide-assisted growth process<sup>19</sup> reported in the literature. In order to understand the possible mechanism for our wire formation, let us first examine several interesting results previously reported in the literature.

The formation of “hillocks” has been reported when a Pb alloy thin film, confined under an SiO<sub>2</sub> layer, underwent warming up from liquid nitrogen to room temperature.<sup>21</sup> It was found that the growth of these hillocks occurred due to the presence of a compressive biaxial stress from the thermal mismatch between the Pb and the SiO<sub>2</sub>, and the driving force for the hillock growth was a lateral stress gradient in the thin Pb film. Under these conditions, a flux of material was transported to low stress regions of the film, resulting in the growth of a hillock out of the plane of the film. A related phenomenon is the formation of Sn whiskers from a compressively stressed Sn thin film,<sup>22</sup> in which the whisker growth was attributed to a lateral stress gradient where the Sn film was under biaxial compressive stress.

In view of these results, let us now examine the growth of the silicon wires. As already mentioned, the wire growth occurred only if an oxide layer was present, and only after a crack pattern formed at the higher temperatures, with the wire growth initiating within the cracked regions (shown in Fig. 2). These conditions appear similar to those reported for the growth of the hillocks and whiskers discussed above. In our case, the thermal expansion coefficient of SiO<sub>2</sub> is roughly an order of magnitude smaller than that of Si, which results in significant tensile stress in the SiO<sub>2</sub> film and a compressive stress in the underlying Si interfacial region, with increasing temperature. As the tensile stress in the thin SiO<sub>2</sub> layer increases with heating, cracks begin to form, thereby relaxing the compressive stress in these local regions. This leads to a stress gradient, in which Si atom transport occurs from the compressed regions to the stress-free cracks, leading to the accumulation of Si in these regions and the nucleation of whiskers or Si wires out of the surface of the cracks.

However, the presence of the stress gradient alone cannot explain the growth rate of our wires, since no noticeable wire growth occurs with Ar gas flow under otherwise identical conditions. A high density of long wires can only be seen when hydrogen gas is added, which suggests that hydrogen gas must also be playing a role in this process. In order to understand this, it is useful to examine the work of Bratu and Hofer,<sup>23</sup> who reported a very surprising increase in the sticking coefficient of hydrogen on a Si(111) surface with increasing temperature. This increase was as large as three orders of magnitude for the temperature range between 580 K and 1050 K, and it was even higher in regions of defects or cracks on the surface. This enhanced reaction of hydrogen with the silicon surface then allows a much greater surface silicon atom diffusion, as reported by Kuribayashi *et al.*<sup>24</sup>

Thus, it is suggested that the role of hydrogen in this case is to enhance surface diffusion kinetics of the silicon atoms at the nucleated whiskers, allowing a much more efficient Si mass transport along the Si atom concentration gradient, leading to wires of very high aspect ratios. Thus, the driving force for the wire nucleation (Si atom accumulation) is a stress gradient, while the growth of the wires is driven by a concentration gradient, in which the diffusion kinetics are significantly enhanced by the presence of hydrogen (see Fig. 3).

In summary, an alternate Si nanowire growth process is described, which does not require a metal catalyst, or any silicon vapor source. A growth mechanism is proposed which involves a stress-driven nanowire formation, aided by the presence of hydrogen gas, which enhances the kinetics in the




FIG. 3. Model for the growth of Si nanowires: The  $\text{SiO}_2$  layer experiences large tensile stress, while the underlying Si region undergoes biaxial compressive stress due to difference in thermal expansion. The tensile stress in the oxide layer leads to stress cracks, which relieve the stress locally. This stress gradient results in mass transport to and the accumulation of Si atoms at or near the cracks, where material starts to build up, initiating the growth of the nanowires. The addition of hydrogen allows much enhanced surface diffusion along the concentration gradient, leading to the growth of long nanowires with a large aspect ratio.

wire growth process. The stress gradient occurs due to the different thermal expansion coefficients of silicon and  $\text{SiO}_2$ , resulting in a tensile stress in the oxide layer and a compressive stress in the silicon upon heating. As the stresses become large at higher temperatures, crack formation is initiated, relieving the compressive stress locally, resulting in a silicon atom flux to these crack regions and accumulation of material, leading to silicon wire growth. These results indicate that a similar wire growth mechanism may be possible in other layered systems, where a biaxial compressive stress can be introduced thermally or by other means.

The authors would like to thank M. E. Twigg for help with the TEM and R. C. Cammarata for helpful discussions.

<sup>1</sup>A. M. Morales and C. M. Lieber, *Science* **279**, 208 (1998).

<sup>2</sup>J. D. Holmes, K. P. Johnston, R. C. Doty, and B. A. Korgel, *Science* **287**, 1471 (2000).

<sup>3</sup>D. Li, Y. Wu, P. Kim, L. Shi, P. Yang, and A. Majumdar, *Appl. Phys. Lett.* **83**, 2934 (2003).

<sup>4</sup>Y. Cui, Z. Zhong, D. Wang, W. U. Wang, and C. M. Lieber, *Nano Lett.* **3**, 149 (2003).

<sup>5</sup>E. S. Snow, J. P. Novak, P. M. Campbell, and D. Park, *Appl. Phys. Lett.* **82**, 2145 (2003).

<sup>6</sup>X. Duan, C. Niu, V. Sahl, J. Chen, J. W. Parce, S. Empedocles, and J. L. Goldman, *Nature (London)* **425**, 274 (2003).

<sup>7</sup>D. T. Colbert, *Plastics Additives Compounding*, **5**, 18 (2003).

<sup>8</sup>Y. X. Liang, Y. J. Chen, and T. H. Wang, *Appl. Phys. Lett.* **85**, 666 (2004).

<sup>9</sup>R. S. Wagner and W. C. Ellis, *Appl. Phys. Lett.* **4**, 89 (1964).

<sup>10</sup>J. Westwater, D. P. Gosain, S. Tomiya, and W. Usui, *J. Vac. Sci. Technol. B* **15**, 554 (1997).

<sup>11</sup>C. M. Lieber, *Solid State Commun.* **107**, 607 (1998).

<sup>12</sup>H. F. Yan, Y. J. Xing, Q. L. Hang, D. P. Yu, Y. P. Wang, J. Xu, Z. H. Xi, and S. Q. Feng, *Chem. Phys. Lett.* **323**, 224 (2000).

<sup>13</sup>J. L. Gole, J. D. Stoud, W. L. Rauch, and Z. L. Wang, *Appl. Phys. Lett.* **76**, 2346 (2000).

<sup>14</sup>N. Wang, Y. F. Zhang, Y. H. Tang, C. S. Lee, and S. T. Lee, *Appl. Phys. Lett.* **73**, 3902 (1998).

<sup>15</sup>N. Wang, B. D. Yao, Y. F. Chan, and X. Y. Zhang, *Nano Lett.* **3**, 475 (2003).

<sup>16</sup>Y. Cui, Lincoln J. Lauhon, M. S. Gudiksen, J. Wang, and C. M. Lieber, *Appl. Phys. Lett.* **78**, 2214 (2001).

<sup>17</sup>Y. F. Zhang, Y. H. Tang, N. Wang, D. P. Yum, C. S. Lee, I. Bello, and S. T. Lee, *Appl. Phys. Lett.* **72**, 1835 (1998).

<sup>18</sup>R.-Q. Zhang, Y. Lifshitz, and S.-T. Lee, *Adv. Mater. (Weinheim, Ger.)* **15**, 635 (2003).

<sup>19</sup>S. T. Lee, N. Wang, Y. F. Zhang, and Y. H. Tang, *Mater. Res. Bull.* **24**, 36 (1999).

<sup>20</sup>Y.-J. Xing, Z.-H. Xi, D.-P. Yu, Q.-L. Hang, H.-F. Yan, S.-Q. Feng, and Z.-Q. Xue, *Chin. Phys. Lett.*, **19**, 240 (2002).

<sup>21</sup>M. Murakami, *J. Vac. Sci. Technol. A* **9**, 2469 (1991); *Electronic Thin Film Science for Electrical Engineers and Materials Scientist* edited by K.-N. Tu, J. W. Mayer, and L. C. Feldman (Macmillan New York, 1992), p. 374.

<sup>22</sup>J. W. Mayer, J. M. Poate, and K.-N. Tu, *Science* **190**, 228 (1975).

<sup>23</sup>P. Bratu and U. Hofer, *Phys. Rev. Lett.* **74**, 1625 (1995).

<sup>24</sup>H. Kuribayashi, R. Hiruta, R. Shimizu, K. Sudoh, and H. Iwasaki, *J. Vac. Sci. Technol. A* **21**, 1279 (2003).